This paper presents a systematic optimization methodology to achieve an accurate estimation of series inductance of inductors implemented in standard CMOS technologies. Proposed method is based on an optimization procedure which aims to obtain adjustment factors associated to main physical inductor characteristics, allowing to estimate more accurate series inductance values that can be used in design stage. Experimental measurements of diverse square inductor geometries are shown and compared with previous approaches in order to demonstrate and validate presented approach.
Introduction
Huge growth of mobile communications in last years demands more and more high-performance, low-cost and power-efficient on-chip Radio Frequency (RF) circuits and systems.
Continuous incorporation of new standards and services [1] , together with the trend toward interconnection of billions of wireless devices in so-called Internet of Things (IoT), make the optimized design of RF transceivers one of pillars supporting this new technology wave [2] . Among others, integrated inductors are key circuit elements enabling implementation of efficient IoT devices [3] , since they are essential parts used to build basic RF subcircuits, such as Low-Noise Amplifiers (LNAs), Power Amplifiers (PA), mixers and Voltage-Controlled Oscillators (VCOs) [4] . Inductors are employed for tasks such bias feeding and impedance matching of transistors. Reactively matched transistors enable significantly higher gain-DC power rations and better noise performance [5] .
A problem in using on-chip inductors in design of integrated circuits is poor quality of inductors models in many available technologies. Using available inductor models in technology library may lead to a situation where parameters of manufactured systems do not match expected specifications [6] . An accurate and systematic design of integrated inductors requires taking into account most important physical effects associated to their implementation in CMOS technologies [7] . To this end, a physical model and an equivalent circuit, usually considered by RF circuit designers, is illustrated in Fig. 1(a) and pi-model Fig. 1 (b) [8] , which is a good approximation for the physical behavior of integrated inductors.
Physical model, Fig. 1 (a), shows separation distance between spires s, spire width w , internal diameter d in and outer diameter d out . Equivalent circuit, Fig. 1(b) , consists of main circuit-element parameters as series inductance L s , series resistance R s , overlap capacitance between segment and underpass C s , and oxide capacitance between the silicon substrate C ox . The substrate losses including parasitic capacitance C si and its resistance R si , are also considered in this model [9] .
One of the most important characteristics in pi-model is L s , which has been exhaustively analyzed by a number of authors in order to get compact and precise closedform design expressions that relate the physical implementation with geometric dimensions of inductor structure [10, 11, 12, 13] . Such design equations give an estimation of L s , which can be used for design purposes. However, model value of L s can be further improved by properly adjusting their main physical parameters through an optimization methodology.
Background of Series Inductance Modeling
As stated above, a number of closed-form expressions to estimate the series inductance have been reported.
Two of the simplest formulations were presented by Mohan et al in [10] , where L s is modeled by two series inductances: modified Wheeler's formula, and current-sheet approximation, denoted as L MW and L MC , respectively. These two series inductances can be approximated by the following expressions
(1)
ρ and d avg are respectively given by
where µ 0 stands for the magnetic permeability in vacuum; d in and d out are respectively the inner and outer diameter shown in Fig. 1(a) as mentioned previously, n is the number of turns, with K 1 = 2.34 , K 2 = 2.75 , c 1 = 1.27 , c 2 = 2.07 , c 3 = 0.18 , c 4 = 0.13 being some adjustment coefficients for square inductors [10] . Another approach to derive closed-form design expressions for L s was proposed by Jenei et al [11] and Asgaran et al [12] , which were in turn mainly inspired in Greenhouse's work [14] . Contrary to former approaches, Jenei's model expressions are based on an approximation of total length of the inductor, l tot , rather than checking self-inductance and mutual inductance of every spire -as suggested by Greenhouse. This way, model proposed by Jenei et al can be formulated as
where
with N i being integer part of n, w is metal width and s is spacing between segments, as previously was mentioned.
On the other hand, expressions obtained by Asgaran et al [12] are similar to that in (3), except that, instead of taking total length of the inductor, it considers the average diameter in the model, which is given by [12] .
Experimental implementation
Different square-shaped inductors were designed and fabricated in TSMC (Taiwan Semiconductor Manufacturing Company) 0.35µm CMOS technology process (the presented methodology can be extended to any standard CMOS process). These inductors were used to obtain the adjustment factors ∆ s , ∆ w , ∆ n and ∆ dout , which ones are about physical dimensions of inductors that have variations due manufacturing process, for instance ∆ s is about distance between segments, ∆ w is about segments width, etc. They were built with the top-metal layers, Fig. 2(a) shows the microphotograph of the multi-project chip -which includes other subcircuits not related to this work -highlighting fabricated inductors, corresponding inductors sizes are shown in Tab. 1. Experimental characterization was carried out by using a network analyzer HP8719D, a synthesized signal generator HP8664A and a MXA signal analyzer N9020A. As an illustration, Fig. 2(b) shows the Smith chart s 12 parameter measured from network analyzer, while Tab. Tab. 2 shows the inductance values obtained for models given in (1) to (4) as well as their corresponding experimental measured values of fabricated inductors.
The difference between model and experimental measurements are computed as a percent error, defined as (L se − L sm )/L se , where L se and L sm are respectively the experimental and the model inductance values, as can be seen in Tab.2(a).
Error Reduction Procedure
Starting from the error values in Tab. 1 the proposed optimization algorithm depicted in Fig. 3 is applied to determine the corresponding adjustment factors in an iterative way. In order to determine the best values of them, the optimization algorithm proceeds iteratively, starting from ∆ s , ∆ w , ∆ n and ∆ dout , with an initial aleatory value. Afterwards, the error corresponding to the difference between the model estimation and the real experimental inductance value for each inductor is determined, a new aleatory value for adjustment factors is proposed, considering that every individual error must be reduced for all inductances at each iteration of the optimization procedure.
Process is repeated until a minimum error is achieved corresponding to a given tolerance . In order to optimize and to speed up the procedure, the so-called gradientbased method [15] is used in order to find out a local minimum with a low computational cost. Outcome of this optimization adjustment factors is shown in Tab. 5, where applying these factors to the models, the percent error associated to estimated series inductance is reduced in the most of the cases to 0%, being highest error the 6.06% as shown in Tab. 3. As an illustration of the optimization procedure, Fig. 4 shows the error reduction obtained by applying the algorithm to the L A -Asgaran, series inductance. For this case, we have that in just five iterations the biggest percent error for the inductor No. 3 goes down from 38.14% to 0.0%. Optimization algorithm for the inductor No. 1, for all inductor models, gives a reduction error that goes from 32.5% as average to 0.0%. 
Conclusions
An optimization-based methodology has been presented in order to find out a more accurate estimation of the series inductance in integrated inductors by means of adjustment factors that compensate fabrication variations of inductors, it is intended to be an useful tool during early design stages providing adjustment factors that are easily added to the well known inductance models, predicting more accurate inductance values. Experimental results are shown for a number of square integrated inductors with diverse sizes and geometry parameters, and used to obtain the mentioned adjustment factors, that allow an important error reduction as can see for Jenei model with a maximum of 46.64% to zero, thus validating the presented approach which can be extended to optimize the design of inductors in whatever RF CMOS circuit.
